

Addendum

DSP56303UMAD/D
Rev. 0, 05/2002

DSP56303 User's
Manual Addendum



CONTENTS

1	Introduction.....	1
2	Modified Signal Definitions	1
3	Operating Mode Register (OMR) Layout and Definition.....	2
4	Bus Control Register (BCR) Layout and Definition.....	3
5	SCI Receive Register (SRX) Description	3
6	Updated Programming Sheets.....	3

1 Introduction

This document provides updated information for revision 1 of the *DSP56303 User's Manual (DSP56303UM/D)*. The updates include the following:

- Modified signal definitions
- New Operating Mode Register (OMR) layout and bit definitions
- New Bus Control Register (BCR) layout and bit definitions
- Updated SCI Receive Register (SRX) Description
- Updated Programming sheets for the OMR, BCR, and Address Attribute Registers (AAR[3–0])

2 Modified Signal Definitions

Area to Change	Change Description
Table 2-1 , p. 2-1	<ul style="list-style-type: none">• For Notes 1–4, delete the last sentence in each note. All internal keepers are disabled and do not affect device operation.• Change Ground (GND) to Ground (GND)⁵.• Change Note 5 to read as follows:<ul style="list-style-type: none">5. The number of Ground signals listed are for the 144-pin TQFP package. For the 196-ball MAP-BGA package, there are 66 GND connections.
Figure 2-1 , p. 2-2	<ul style="list-style-type: none">• In the figure, change Grounds: to Grounds⁴:• At the bottom of the figure, add the following:<ul style="list-style-type: none">4. The GND signals are listed for the 144-pin TQFP package. For the 196-ball MAP-BGA package, all grounds except GND_P and GND_{P1} are connected together and referenced as GND. There are 64 GND connections.
Table 2-3 , p. 2-4	<ul style="list-style-type: none">• Change the note at the end of the table to the following: Note: The subsystem GND signals (GND_Q, GND_A, GND_D, GND_C, GND_H, and GND_S) are listed for the 144-pin TQFP package. For the 196-ball MAP-BGA package, all grounds except GND_P and GND_{P1} are connected together inside the package and referenced as GND.
Table 2-8 , pp. 2-7 to 2-8	<ul style="list-style-type: none">• Change $\overline{\text{BR}}$ signal State During Reset, Stop, or Wait to: Reset: Output (deasserted) State during Stop/Wait depends on BRH bit setting:<ul style="list-style-type: none">• BRH = 0: Output, deasserted• BRH = 1: Maintains last state (that is, if asserted, remains asserted)• Change $\overline{\text{BB}}$ signal State During Reset, Stop, or Wait to Ignored input

Operating Mode Register (OMR) Layout and Definition

Area to Change	Change Description
<p>Table 2-11, pp. 2-11 to 2-14</p> <p>Table 2-12, pp. 2-15 to 2-16</p> <p>Table 2-13, pp. 2-17 to 2-18</p> <p>Table 2-14, p. 2-19</p> <p>Table 2-15, p. 2-20</p>	<ul style="list-style-type: none"> Change the title of the third column to State During Reset^{1,2}. Add note 1 that states: <p>Note: 1. In the Stop state, the signal maintains the last state as follows:</p> <ul style="list-style-type: none"> If the last state is input, the signal is an ignored input. If the last state is output, these lines are tri-stated. Change the old note 1 to note 2. Change State During Reset for all signals to Ignored input. Change the signal description for PB14 to: <p>Port B14—When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed through the HDDR.</p> Delete the Stop column Change the title for the third column to State During Reset^{1,2} Change State During Reset for all signals to Ignored input. <p>Note: 1. In the Stop state, the signal maintains the last state as follows:</p> <ul style="list-style-type: none"> If the last state is input, the signal is an ignored input. If the last state is output, these lines are tri-stated. Change the old note 1 to note 2.

3 Operating Mode Register (OMR) Layout and Definition

Area to Change	Change Description
Figure 4-2 , p. 4-15	Replace with the following:

Stack Control/Status (SCS)								Extended Operating Mode (EOM)								Chip Operating Mode (COM)							
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			SEN	WRP	EOV	EUN	XYS	ATE	APD	ABE	BRT	TAS	BE	CDP[1-0]	MS	SD		EBD	MD	MC	MB	MA	

Reset:

0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	*	*	*	*
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

* After reset, these bits reflect the corresponding value of the mode input (that is, MODD, MODC, MODB, or MODA, respectively).


 Reserved bit. Read as zero; write to zero for future compatibility

Figure 4-2. Operating Mode Register (OMR)

Area to Change	Change Description
Table 4-3 , p. 4-17	<ul style="list-style-type: none"> For bit 7, change the third line in Note 1 to the following: Instruction Cache always uses the highest internal Program RAM

4 Bus Control Register (BCR) Layout and Definition

Area to Change

Change Description

Figure 4-6, p. 4-25 • Replace with the following:

Change **Figure 4-6** of the *DSP56303 User's Manual* to the following figure:

23	22	21	20	19	18	17	16	15	14	13	12
BRH		BBS	BDFW4	BDFW3	BDFW2	BDFW1	BDFW0	BA3W2	BA3W1	BA3W0	BA2W2
11	10	9	8	7	6	5	4	3	2	1	0
BA2W1	BA2W0	BA1W4	BA1W3	BA1W2	BA1W1	BA1W0	BA0W4	BA0W3	BA0W2	BA0W1	BA0W0



 Reserved bit. Read as zero; write to zero for future compatibility

Figure 4-6. Bus Control Register (BCR)

Area to Change

Change Description

Table 4-8, p. 4-26 • Change the row contents for bit 22 to the following:

22		0	Reserved. Write to 0 for future compatibility.
----	---	---	--

5 SCI Receive Register (SRX) Description

Area to Change

Change Description

Section 8.6.4.1, p. 8-23 • Change the beginning of the fourth paragraph from “In Synchronous mode” to “In Asynchronous mode”.

6 Updated Programming Sheets

Use the following examples to replace **Figure B-2** (p. B-13), **Figure B-6** (p. B-17), and **Figure B-8** (p. B-19).

Application: _____

Date: _____

Programmer: _____

Sheet 2 of 2




Figure B-2. Operating Mode Register (OMR)

Application: _____

Date: _____

Programmer: _____

Sheet 3 of 3




Figure B-8. Address Attribute Registers (AAR[3–0])

HOW TO REACH US:**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217
1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center,
3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan
81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.; Silicon Harbour
Centre, 2 Dai King Street, Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

<http://www.motorola.com/semiconductors>

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 1996, 2002

DSP56303UMAD/D