Dies ist eine alte Version des Dokuments!

Pin Mapping for flink1 Configuration

FPGA pin	flink device	channel number	FPGA pin	flink device	channel number	FPGA pin	flink device	channel number
B19	gpio	0	H15	gpio	33	W15	gpio	66
B20		1	J14		34	U14		67
A20		2	G15		35	U18		68
E17		3	N15		36	U15		69
D19		4	L14		37	U19		70
D18		5	N16		38	N18		71
E19		6	L15		39	N20		72
F17		7	M14		40	T15		73
L19		8	K16		41	R14		74
M19		9	M15		42	Y16		75
L20		10	J16		43	W14		76
M20		11	V18		44	Y17		77
M17		12	W19		45	Y14		78
K19		13	N17		46	T16		79
M18		14	P15		47	V15		80
J19		15	P18		48	T10		81
L16		16	Y19		49	U12		82
K17		17	W16		50	U13		83
L17		18	R16		51	V12		84
K18		19	T17		52	V13		85
H16		20	R17		53	W13		86
J18		21	R18		54	T14		87
H17		22	V17		55	P14		88
H18		23	W18		56	T11	ADC128S102	DIN
G17		24	P19		57	T19		SCLK
F19		25	P20		58	R19		CS
G18		26	T20		59	T12		DOUT
F20		27	V20		60	D20	AD7476	SCLK
G19		28	U20		61	F16		CS
J20		29	W20		62	E18		DATA
G20		30	Y18		63
H20		31	V16		64
K14		32	U17		65

Infoportal