Dies ist eine alte Version des Dokuments!


flink on Phytec PCM032 Board (mpc5200)

The following example describes in detail how a Phytec PCM032 Board containing a mpc5200 and a FPGA is configured to be used with flink. The FPGA will contain a single channel PWM module and a single channel GPIO modul.

Setup

  • Configure the board with a working Linux kernel and root file system or use the system described in Installation von Emdebian Grip auf den Phytec phyCORE-MPC5200B
  • Make sure that the device tree blob is up-to-date. It must contain a node for the FPGA sitting on the local plus bus.
  • Get necessary sources for the flink project.
    git clone https://github.com/flink-project/flinkvhdl.git
    git clone https://github.com/flink-project/flinklinux.git
    git clone https://github.com/flink-project/flinklib.git

Configure the FPGA

Proceed as described in VHDL.

  • In 5: add a block gpio and a block pwm to the system. Also add a lpb_mpc5200b_to_avalon module. Leave the standard values as they are except for the PWM module, whose base clock should be 33000000.
    Invalid Link
    Adding an interface block
  • After 9: the System should now look like:
    Invalid Link
    Complete system
  • In 14: choose the pins as follows:

^signal^dir^pin^

clk_clkinPIN_H2
lpb_ack_noutPIN_T11
lpb_ad[31]bidirPIN_T6
lpb_ad[30]bidirPIN_N8
lpb_ad[29]bidirPIN_R9
lpb_ad[28]bidirPIN_T9
lpb_ad[27]bidirPIN_R8
lpb_ad[26]bidirPIN_T8
lpb_ad[25]bidirPIN_L8
lpb_ad[24]bidirPIN_L7
lpb_ad[23]bidirPIN_R7
lpb_ad[22]bidirPIN_T7
lpb_ad[21]bidirPIN_R5
lpb_ad[20]bidirPIN_T5
lpb_ad[19]bidirPIN_R4
lpb_ad[18]bidirPIN_T4
lpb_ad[17]bidirPIN_P4
lpb_ad[16]bidirPIN_P5
lpb_ad[15]bidirPIN_R3
lpb_ad[14]bidirPIN_T3
lpb_ad[13]bidirPIN_P11
lpb_ad[12]bidirPIN_N11

The pins for the PWM output and the GPIO have to be assigned according to your hardware.

lpb_ad[20] Bidir PIN_T5 lpb_ad[19] Bidir PIN_R4 lpb_ad[18] Bidir PIN_T4 lpb_ad[17] Bidir PIN_P4 lpb_ad[16] Bidir PIN_P5 lpb_ad[15] Bidir PIN_R3 lpb_ad[14] Bidir PIN_T3 lpb_ad[13] Bidir PIN_P11 lpb_ad[12] Hint: FPGA side described in https://github.com/flink-project/flinkvhdl/wiki/3.1-LPB-Phytec-MPC5200-I-O

TODO: Move to here, add software side